[Intel-wired-lan] [net-next, 4/4] ixgbe: enable IXGBE_ALLOW_RELAXED_ORDER for ARM64
Jeff Kirsher
jeffrey.t.kirsher at intel.com
Sat Apr 1 09:01:37 UTC 2017
From: Ding Tianhong <dingtianhong at huawei.com>
The IXGBE_ALLOW_RELAXED_ORDER will enable Relaxed Ordering (RO) which allows
transactions that do not have any order of completion requirements to
complete more efficiently compare to the Stricted Ordering (SO) for ixgbe
net card. Some architecture will see high write-to-memory performance when RO is
enabled on the data transactions just like the SPARC did.
The aarch64 could both support Relaxed Ordering (RO) and Stricted Ordering (SO),
so enable this config could get much more better performance, didn't see any
adverse effects.
Signed-off-by: Ding Tianhong <dingtianhong at huawei.com>
---
Doing what the author could not do, send to the correct mailing list...
---
drivers/net/ethernet/intel/Kconfig | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/net/ethernet/intel/Kconfig b/drivers/net/ethernet/intel/Kconfig
index 33ef2b6..6743b7e 100644
--- a/drivers/net/ethernet/intel/Kconfig
+++ b/drivers/net/ethernet/intel/Kconfig
@@ -276,7 +276,7 @@ config FM10K
will be called fm10k. MSI-X interrupt support is required
config IXGBE_ALLOW_RELAXED_ORDER
- bool "Intel(R) 10GbE PCI Express adapters Enable Relaxed Ordering" if SPARC
- default y if SPARC
+ bool "Intel(R) 10GbE PCI Express adapters Enable Relaxed Ordering" if (SPARC || ARM64)
+ default y if (SPARC || ARM64)
endif # NET_VENDOR_INTEL
More information about the Intel-wired-lan
mailing list